Hội nghị tự động hóa thiết kế năm 2024 và Certus Semiconductor

61DAC SemiWiki 400x400 I LOVE DAC (1)

DAC is right around the corner and this could possibly be the last one in San Francisco for a while so do not miss it. The weather will be absolutely great and there are many things to do outside of the conference including sailing on the bay.

The Design Automation Conference (DAC) is a premier event that focuses on the design and automation of electronic systems. It is an annual conference that has been held since 1964, making it one of the longest-running and most established events in the field of electronic design automation (EDA).

DAC offers outstanding training, education, exhibits and superb networking opportunities for designers, researchers, tool developers and vendors. The conference is sponsored by the Association for Computing Machinery (ACM) and the Institute of Electrical and Electronics Engineers (IEEE) and is supported by ACM’s Special Interest Group on Design Automation (SIGDA) and IEEE’s Council on Electronic Design Automation (CEDA).

We met with Certus Semiconductor last year at DAC and I must say that I am impressed with this customer centric company that is clearly in the right place at the right time.

Certus Semiconductor continues to drive innovation and methods to lower costs and improve performance in cutting edge I/O and ESD solutions. Certus Semiconductor will be attending DAC 2024, its fourth attendance, and will share the advantages of its high-performance I/O and ESD products.

The benefits of Certus’ IP have been experienced across the industry. Leading edge, off-the-shelf, and customizable I/O and ESD libraries for low-power, small footprint, wide voltage ranges, and RF low capacitance. Certus continues to offer options for flexible interfaces, multi-function, and higher performance I/O libraries that target FPGA and high-performance computing markets. Certus’ flagship offerings are robust and can offer user a myriad of options, and Certus is excited to highlight two new offerings in 22nm and 12nm technology nodes.

Certus’ ultra-low leakage library in 22nm technology slashes power usage with proprietary Certus technology. The library features a general-purpose I/O with nominal pad leakage current of 0.15nA and a pad leakage of 1nA at 85C. The total supply leakage is 16nA at 85C, or low picoamps under typical operating conditions. The library also features an open-drain I/O that draws a mere 35nA from the pad and 100nA from the supply. All auxiliary cells are similarly optimized for power saving. The power saving enables customers to lower overall power consumption, making a system less expensive to operate and increasing its reliable lifetime.

Certus Semiconductor also offers an extremely robust, radiation-hardened, silicon proven ESD library in GlobalFoundries 12nm FinFET, 12LP+ technology. This library offers ESD protection for 0.8V, 1.8V, 2.5V, and 3.3V domains, with standard I/O ESD from 2kV to >8kV HBM, and 3A to >12A CDM. The library includes low capacitance RF ESD protection, featuring 30fF solution to 100fF Solutions, with protection from 1kV HBM to >3kV HBM and 3A to >6A CDM. The radiation hardening has been tested to 64MeV proton test and survivability of >1.3E+09 flux. Power clamps within this library have low rush current for power supply ramps up to 1V/uS. This ESD library will enhance any product that is being considered for operation in an extreme environment.

Certus is one of the many companies supporting this industry-leading event, and they invite you to meet with the Certus I/O and ESD experts on the exhibit floor. You can contact Certus here to schedule a meeting at booth #1338. I hope to see you there!

Also Read:

2024 Outlook with Stephen Fairbanks of Certus Semiconductor

Unique IO & ESD Solutions @ DAC 2023!

The Opportunity Costs of using foundry I/O vs. high-performance custom I/O Libraries

CEO Interview: Stephen Fairbanks of Certus Semiconductor

Share this post via:

source

Facebook Comments Box

Trả lời

Email của bạn sẽ không được hiển thị công khai. Các trường bắt buộc được đánh dấu *